Part Number Hot Search : 
1H220M MIC5258 394889 4304502 1H220M 012206 CS852 1H220M
Product Description
Full Text Search
 

To Download TS4GSDHC6 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 1 description transcend high capacity sd card series are specifically designed to m eet the high capacity, high definition audio and video requirement for the latest digital cameras, dv recorders, mobile phones, etc,. the new defined speed class enables the host to support av applications to perform real time recording to the sd memory card. placement front back features ? rohs compliant product. ? card lid material: pc (comply with ul94,flame class:hb) ? operating voltage: 2.7 ~ 3.6v ? operating temperature: -25 ~ 85c ? durability: 10,000 insertion/removal cycles ? compatible with sd specification ver. 2.0 ? comply with sd file system specification ver. 2.0 ? mechanical write protection switch ? supports speed class specification up to class 6 ? supports copy protection for recorded media (cprm) for sd-audio ? seamless compatibility with sdmi-compliant digital audio devices ? form factor: 24mm x 32mm x 2.1mm pin definition sd mode spi mode pin no. name type description name type description 1 cd/dat i/o/pp 3 card detect/data line [bit3] cs i chip select (neg true) 2 cmd pp command/response di i data in 3 v ss1 s supply voltage ground vss s supply voltage ground 4 v dd s supply voltage vdd s supply voltage 5 clk i clock sclk i clock 6 v ss2 s supply voltage ground vss2 s supply voltage ground 7 dat0 i/o/pp data line [bit0] do o/pp data out 8 dat1 i/o/pp data line [bit1] rsv 9 dat2 i/o/pp data line [bit2] rsv
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 2 architecture
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 3 bus operating conditions ? general parameter symbol min. max. unit remark peak voltage on all lines -0.3 v dd +0.3 v all inputs input leakage current -10 10 a all outputs output leakage current -10 10 a ? power supply voltage parameter symbol min. max. unit remark supply voltage v dd 2.7 3.6 v output high voltage v oh 0.75* v dd v i oh =-100ua@v dd min. output low voltage v ol 0.125* v dd v i ol =100ua@v dd min. input high voltage v ih 0.625* v dd v dd +0.3 v input low voltage v il v ss -0.3 0.25* v dd v power up time 250 ms from 0v to v dd min. ? current consumption the current consumption is meas ured by averaging over 1 second. ? before first command: maximum 15 ma ? during initialization: maximum 100 ma ? operation in default mode: maximum 100 ma ? operation in high speed mode: maximum 200 ma ? operation with other functions: maximum 500 ma. ? bus signal line load the total capacitance c l the clk line of the sd memory card bus is the sum of the bus master capacitance c host , the bus capacitance c bus itself and the capacitance c card of each card connected to this line: c l = c host + c bus + 1 *c card where n is the number of connected cards. parameter symbol min. max. unit remark pull-up resistance r cmd r dat 10 100 k : to prevent bus floating bus signal line capacitance c l 40 pf 1 card c host +c bus shall not exceed 30 pf
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 4 single card capacitance c card 10 pf maximum signal line inductance 16 nh f pp 20 mhz pull-up resistance inside card (pin1) r dat3 10 90 k may be used for card detection note that the total capacitance of cmd and dat lines will be consist of c host , c bus and one c card only because they are connected separately to t he sd memory card host. host should consider total bus capacit ance for each signal as the sum of c host , c bus , and c card , these parameters are defined by per signal. the host can determine c host and c bus so that total bus capacitance is less than the card estimated capacitance load (c l =40 pf). the sd memory card guarantees its bus timing when total bus capacitance is less than maximum value of c l (40 pf).
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 5 ? bus signal levels as the bus can be supplied with a variable supply voltage, all signal levels are related to the supply voltage. to meet the requirements of the jedec specification jesd8-1a and jesd8-7, the card input and output voltages shall be within the following specified ranges for any v dd of the allowed voltage range: parameter symbol min. max. unit remark output high voltage v oh 0.75* v dd v i oh = -100 a @v dd min output low voltage v ol 0.125* v dd v i ol = -100 a @v dd min input high voltage v ih 0.625* v dd v dd + 0.3 v input low voltage v il v ss ? 0.3 0.25 * v dd v
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 6 ? bus timing parameter symbol min max. unit remark clock clk (all values are referred to min (v ih ) and max (v il ) clock frequency data transfer mode f pp 0 25 mhz c card 10 pf, (1 card) clock frequency identification mode f od 0 (1) /100 400 khz c card 10 pf, (1 card) clock low time t wl 10 ns c card 10 pf, (1 card) clock high time t wh 10 ns c card 10 pf, (1 card) clock rise time t tlh 10 ns c card 10 pf, (1 card) clock fall time t thl 10 ns c card 10 pf, (1 card) inputs cmd, dat (referenced to clk) input set-up time t isu 5 ns c card 10 pf, (1 card) input hold time t ih 5 ns c card 10 pf, (1 card) outputs cmd, dat (referenced to clk)
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 7 output delay time during data transfer mode t odly 0 14 ns c l 40 pf, (1 card) output delay time during identification mode t odly 0 50 ns c l 40 pf, (1 card) (1) 0 hz means to stop the clock. the given minimum fr equency range is for cases were continues clock is required
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 8 ? bus timing (high speed mode) parameter symbol min max. unit remark clock clk (all values are referred to min (v ih ) and max (v il ) clock frequency data transfer mode f pp 0 50 mhz c card 10 pf, (1 card) clock low time t wl 7 ns c card 10 pf, (1 card) clock high time t wh 7 ns c card 10 pf, (1 card) clock rise time t tlh 3 ns c card 10 pf, (1 card) clock fall time t thl 3 ns c card 10 pf, (1 card) inputs cmd, dat (referenced to clk) input set-up time t isu 6 ns c card 10 pf, (1 card) input hold time t ih 2 ns c card 10 pf, (1 card) outputs cmd, dat (referenced to clk)
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 9 output delay time during data transfer mode t odly 14 ns c l 40 pf, (1 card) output hold time t oh 2.5 ns c l 40 pf, (1 card) total system capacitance for each line 1 c l 40 pf (1 card) 1) in order to satisfy severe ti ming, host shall drive only one card.
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 10 reliability and durability temperature operation: -25c / 85c storage: -40c (168h) / 85c (500h) junction temperature: max. 95c moisture and corrosion operation: 25c / 95% rel. humidity storage: 40c / 93% rel. hum./500h salt water spray: 3% nacl/35c; 24h acc. mil std method 1009 durability 10.000 mating cycles; test procedure: tbd. bending 10n torque 0.15n.m or +/-2.5 deg drop test 1.5m free fall uv light exposure uv: 254nm, 15ws/cm2 according to iso 7816-1 x-ray exposure 0.1 gy of medium-energy radiati on (70 kev to 140 kev, cumulative dose per year) to both sides of the card, according to iso7816-1. visual inspection shape and form no warp page; no mold skin; complete form; no cavities surface smoothness <= -0.1 mm/cm2 within contour; no cracks; no pollution (fat, oil dust, etc.) minimum moving force of wp witch 40gf (ens ures that the wp switch will not slide while it is inserted to the connector.) wp switch cycles minimum 1000 cy cles(@slide force 0.4n to 5n)
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 11 register information within the card interface six registers are defined: ocr, cid, csd, rca, dsr and scr. these can be accessed only by corresponding commands (see chapter 4. 7). the ocr, cid, csd and scr regist ers carry the card /content specific information, while the rca and dsr regi sters are configuration registers stor ing actual configuration parameters. 1. ocr register the 32-bit operation conditions register stores the vdd voltage profile of t he card. additionally, this register includes status information bits. one st atus bit is set if the card power up procedure has been finis hed. this register includes another status bit indicating the card capacity status after set power up status bit. the ocr register shall be implemented by the cards. the 32-bit operation conditions register st ores the vdd voltage profile of the card. bit 7 of ocr is newly defined for dual voltage card and set to 0 in default. if a dual voltage card does not receive cmd8, ocr bit 7 in the response indicates 0, and the dual volt age card which received cmd8, sets this bit to 1. additionally, this register includes 2 more status information bits. bit 31 - card power up status bit, this status bit is set if the card power up procedure has been fini shed. bit 30 - card capacity status bit, this status bit is set to 1 if card is high capacity sd memory card. 0 indicates that the card is standard capacity sd memo ry card. the card capacity status bit is valid after the card power up procedure is completed and the card power up status bit is set to 1. the host shall read this status bit to identify a standard or high capacity sd memory card. the ocr register shall be implemented by the cards. ocr register definition
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 12 1) this bit is valid only when the card power up status bit is set. 2) this bit is set to low if the card has not finished t he power up routine. the supported voltage range is coded as shown in table 5-1. a volt age range is not supported if the corresponding bit value is set to low. as long as the card is busy, the corresponding bit (31) is set to low. 2. cid register the card identification (cid) register is 128 bits wide. it contains the card identification information used during the card identification phase. every i ndividual flash card shall have a unique identif ication number. the st ructure of the cid register is defined in the following paragraphs: ? mid an 8-bit binary number that identifies the card m anufacturer. the mid number is controlled, defined, and allocated to a sd memory card manufacturer by the sd-3c, llc. this pr ocedure is established to ensure uniqueness of the cid register. ? oid a 2-character ascii string that identifies the ca rd oem and/or the card contents (when used as a distribution media either on rom or flash cards). the oid number is controll ed, defined, and allocated to a sd memory card manufacturer by the sd-3 c, llc. this procedure is established to ensure uniqueness of the cid register. note: sd-3c, llc licenses companies that wi sh to manufacture and/or sell sd memory cards, including but not limited to flash me mory, rom, otp, ram, and sdio combo cards. sd-3c, llc is a limited liability company es tablished by matsushita electric industria l co. ltd., sandisk corporation and toshi ba corporation. ? pnm the product name is a string, 5 ascii characters long. ? prv
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 13 the product revision is composed of tw o binary coded decimal (bcd) digits, four bits each, representing an ?n.m? revision number. the ?n? is the most significant nibble and ?m? is the leas t significant nibble. as an example, the prv binary value fiel d for product revision ?6.2? will be: 0110 0010 ? psn the serial number is 32 bits of binary number. ? mdt the manufacturing date com posed of two hexadecimal digits, one is 8 bit representing the year(y) and the other is four bits representing the month(m). the ?m? field [11:8] is t he month code. 1 = january. the ?y? field [19:12] is the year code. 0 = 2000. as an example, the binary val ue of the date field for production date ?april 2001? will be: 00000001 0100. ? crc crc7 checksum (7 bits). 3. csd register table 5-16 shows definition of the cs d for the high capacity sd memory ca rd (csd version 2.0). the following sections describe the csd fields and the relevant data types for the high capacity sd memory card. csd version 2.0 is applied to only the high capacity sd memory card. the fiel d name in parenthesis is set to fixed value and indicates that the host is not necessary to refer these fields. the fi xed values enables host, which refers to these fields, to keep compatibility to csd version 1.0. the cell type field is coded as follows: r = readable, w(1) = writable once, w = multiple writable.
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 14 the csd register fields (csd version 2.0) the following sections describe the csd fields and the relevant data types. if not explicitly defined otherwise, all bit strings are interpreted as binary coded numbers starting with the left bit first. ? csd_structure field structures of the csd regi ster are different depend on the physic al specification version and card capacity. the csd_structure field in the csd regist er indicates its structure version. the following table shows the version num ber of the related csd structure.
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 15 csd register structure ? taac this field is fixed to 0eh, which indicates 1 ms. the host should not use taac, nsac, and r2w_factor to calculate timeout and should uses fixed timeout values for read and wr ite operations (see 4.6.2). ? nsac this field is fixed to 00h. nsac should not be used to calculate time-out values. ? tran_speed the following table defines t he maximum data transfer rate per one data line - tran_speed:
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 16 note that for current sd memory cards that field must be always 0_0110_010b (032h) which is equal to 25mhz - the mandatory maximum operating frequency of sd memory card. in high-speed mode, that field must be always 0_1011_010b (05ah) which is equal to 50mhz. and when the timing mode returns to the default by cmd6 or cmd0 command, its value will be 032h. ? ccc the sd memory card command set is divided into subset s (command classes). the card command class register ccc defines which command classes are supported by this card. a value of ?1? in a ccc bit means that the corresponding command class is supported. ? read_bl_len this field is fixed to 9h, wh ich indicates read_bl_len=512 byte. ? read_bl_partial this field is fixed to 0, which indicates partial block read is inhibited and only unit of block access is allowed. ? write_blk_misalign this field is fixed to 0, which indicates write access crossing physical bl ock boundaries is always disabled in high capacity sd memory card. ? read_blk_misalign this field is fixed to 0, which indicates r ead access crossing physical block boundaries is always disabled in high capacity sd memory card. ? dsr_imp defines if the configurable driver stage is integrated on the card. if set, a driver stage register (dsr)must be implemented also.
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 17 ? c_size this field is expanded to 22 bits and can indi cate up to 2 tbytes (it is the same as the maximum memo ry space specified by a 32-bit block address.) this parameter is used to calc ulate the user data area capacity in the sd memory card (not include the protected area). the user data area capacity is calculated from c_size as follows: me mory capacity = (c_size+1) * 512k byte as the maximum capacity of the physical layer specification ve rsion 2.00 is 32 gb, the upper 6 bits of this field shall be set to 0. ? erase_blk_en this field is fixed to 1, wh ich means the host can erase one or multiple units of 512 bytes. ? sector_size this field is fixed to 7fh, which indi cates 64 kbytes. this value does not relate to erase operation. version 2.00 cards indicates memory boundary by au size and this field should not be used. ? wp_grp_size this field is fixed to 00h. the high capacity sd memory card does not suppor t write protected groups. ? wp_grp_enable this field is fixed to 0. the high capacity sd memory card does not suppor t write protected groups. ? r2w_factor this field is fixed to 2h, which indicates 4 multiples. writ e timeout can be calculated by mu ltiplying the read access time and r2w_factor. however, the host should not use this factor and should use 250 ms for write timeout ? write_bl_len this field is fixed to 9h, whic h indicates write_bl_len=512 byte. ? write_bl_partial this field is fixed to 0, which indicates partial block read is inhibited and only unit of block access is allowed. ? file_format_grp this field is set to 0. host should not use this field.
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 18 ? copy defines if the contents is original (= ?0?) or has been copied (=?1?). the copy bit for otp and mtpdevices, sold to end consumers, is set to ?1? which identif ies the card contents as a copy. the copy bit is an one time programmable bit. ? perm_write_protect permanently protects the whole card content against overwriti ng or erasing (all write and er ase commands for this card are permanently disabled). the def ault value is ?0?, i.e. not permanently write protected. ? tmp_write_protect temporarily protects the whole card content from being overwritten or eras ed (all write and erase commands for this card are temporarily disabled). this bit can be set and rese t. the default value is ?0?, i.e. not write protected. ? file_format this field is set to 0. host should not use this field. ? crc the crc field carries the che ck sum for the csd contents. the checksum has to be recalculated by the host for any csd modification. the default corresponds to the initial csd contents. the following table lists the correspondenc e between the csd entries and the comm and classes. a ?+? entry indicates that the csd field affects the comm ands of the related command class.
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 19 4. rca register the writable 16-bit relative card address register carries t he card address that is published by the card during the card identification. this address is used fo r the addressed host-card communication a fter the card identif ication procedure. the default value of the rca regist er is 0x0000. the value0x0000 is rese rved to set all cards into the stand-by state with cmd7. 5. dsr register (optional) the 16-bit driver stage register is described in detail in chapter 6.5. it can be optiona lly used to improve the bus performance for extended operating conditi ons (depending on parameters like bus lengt h, transfer rate or number of cards). the csd register carries the in formation about the dsr regist er usage. the default value of the dsr register is
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 20 0x404. 6. scr register in addition to the csd register ther e is another configuration register that named - sd card configuration register (scr). scr provides information on sd memory card's spec ial features that were configured into the given card. the size of scr register is 64 bit. this register shall be set in the factory by the sd memory card manufacturer. the following table describes the scr register content. ? scr_structure version number of the related scr structure in the sd memory card physical layer specification. scr register structure version ? sd_spec describes the sd memory card physical layer specification version s upported by this card. sd_spec physical layer specification version number 0 version 1.0-1.01 1 version 1.10 2 version 2.00 3-15 reserved physical layer specification version ? data_stat_after_erase
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 21 defines the data status after eras e, whether it is ?0? or ?1? (t he status is card vendor dependent). ? sd_security describes the security algor ithm supported by the card. sd supported security algorithm note that it is mandatory for a regular writable sd memory card to support security protocol. for rom (read only) and otp (one time programmable) types of the sd memory card, the security feature is opti onal. in the case of standard capacity sd memory card, this field sha ll be set to 2 (version 1.01). in the case of high capacity sd memory card, this field shall be set to 3 (version 2.00). ? sd_bus_widths describes all the dat bus widths that are supported by this card. since sd memory card shall support at least the two bus modes 1bit or 4bit width then any sd card shall set at least bits 0 and 2 (sd_bus_width="0101").
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 22 mechanical dimension
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 23
s s s d d d h h h c c c c c c a a a r r r d d d s s s e e e r r r i i i e e e s s s 4~32gb high capacity secure digital card transcend information inc. 24


▲Up To Search▲   

 
Price & Availability of TS4GSDHC6

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X